

- b) What will be the content of DE register pair at the end of the program?

LXI SP, 2000H

LXI H, 1000H

DAD SP

XCHG

HLT. 3+2

4. a) Differentiate memory mapped I/O and I/O Mapped I/O schemes.
- b) What do you mean by Non-maskable (NMI) and Vectored interrupt? 3+2
5. a) What are the functions of program counter, stack pointer, ALE signal?
- b) Write the control word format for I/O mode in 8255. 3+2
6. Draw the Timing diagram of MOV A, M instruction.

GROUP – C

(Long Answer Type Questions)

Answer any *three* of the following. 3 x 15 = 45

7. a) The following block of data is stored in the memory locations from XX55H to XX5AH. Transfer the data to the locations XX80H to XX85H in the reverse order (e.g. the byte 22H should be stored at XX85H. and 37H at XX80H). Data (H) 22, A5, B2, 99, 7F, 37.
- b) Write an assembly language program for packing & unpacking of any number.
- c) What are interrupts? How many hardware interrupts are there? What are maskable & non-maskable interrupt? 5+5+5
8. a) Draw the timing diagram of the instruction STA 4000H and explain it.

- b) A set of five 8-bit data is stored in five consecutive locations from XX00 to XX04. Write a program to arrange them in ascending order. (Choose XX as per your Kit). 10+5
9. a) Write accumulator bit pattern for RIM & SIM instruction.
b) Write a program to set PC4 and reset PC7 lines using BSR mode in 8255.
c) Design the I/O control word bit pattern to set port A in mode 2 and port B in mode 0 as input port. 3+4+6+2
10. a) Explain organization of a digital computer.
b) Differentiate between Harvard architecture and Von-Neumann architecture.
c) Describe the pipelining concept.
d) Differentiate between array processor and multiprocessor. 5+4+3+3
11. Write short notes on any *three* of the following: 3 x 5
- a) Synchronous mode of data transfer
b) Interrupt service subroutine
c) handshaking mode of 8255
d) Designing I/O ports
e) Pipelining Hazards.

=====