

- v) The model parameter LAMDA in MOS structure stands for
- flicker noise
 - transit time
 - channel length modulation
 - transconductance
- vi) For an n-channel MOSFET $I_{D(SAT)} = 0.2 \text{ mA}$, $V_{DS} = 5V$ and $V_{th} = 0.6V$, the Gate voltage is
- 4.8V
 - 5.6V
 - 4.4V
 - 5V.
- vii) The equivalent (W/L) of two nMOS transistors with (W_1/L) and (W_2/L) connected in parallel is
- $(W_1/L) + (W_2/L)$
 - $(W_1/L) \times (W_2/L)$
 - $(W_1/L) / (W_2/L)$
 - none of these.
- viii) How many transistors are required to design function $F = (A.B + C.D)$?
- 4
 - 6
 - 8
 - 10.
- ix) The main advantage of precharge-evaluate dynamic logic is
- lesser number of transistor required
 - high speed
 - low power consumption
 - all of these.
- x) Which design is more efficient?
- Pull-up & pull-down design
 - TG design
 - Pre-charge & Evaluate logic

- xi) Dynamic logic requires periodic clock signals in order to
- improve performance
 - synchronization
 - increasing
 - charge refreshing.
- xii) The threshold voltage of an enhancement transistor is
- greater than 0 V
 - less than 0 V
 - equal to 0 V
 - none of these.

GROUP – B

(Short Answer Type Questions)

Answer any *three* of the following. 3 x 5 = 15

- Describe photolithography process.
- What is the problem of realizing a large value resistor by a MOSFET structure? How can a switched capacitor be used to overcome this problem? 2+3
- What are the advantages of TG logic design style? Explain with neat sketch the construction and operation of an XOR gate using TG design style. 1+4
- How can resistance of a current source/sink be improved?
- Explain the operation of clocked CMOS S-R latch circuit.

GROUP – C

(Long Answer Type Questions)

Answer any *three* of the following. 3 x 15 = 45

- Classify the different types of ASIC design.
 - Design the following circuit using PAL, PLA and PROM:
 $Y1 = AB + A'C + ABC'$, $Y2 = AB'C$, $Y3 = BC + ABC'$.

- c) What do you mean by 'Lambda Rule' & 'Micron Rule'? Draw the Layout & Schematic diagram of a static CMOS NAND/NOR gate & identify the corresponding components in the two drawing. 3+6+6
8. a) Design AND/NAND, XOR/XNOR gates using Pass Transistor Logic.
- b) Describe the Logic '0' and logic '1' transfer mechanism of a Pass Transistor.
- c) Design a CMOS Master Slave D flip-flop and describe its operation. 4+6+5
9. a) Describe the Fick's law for Diffusion process. What do you mean by Isotropic & Anisotropic Etching processes?
- b) Describe the Photolithographic process for MOSFET fabrication.
- c) Describe the CMOS fabrication process with proper diagram. 5+4+6
10. a) What do you mean by Series-Parallel switched capacitor circuit? Describe briefly.
- b) Describe the different types of Switched Capacitor Integrator Circuit. Describe the drawbacks of discrete-time integrator. How do you solve this drawback?
- c) Design the first and second order switched capacitor low-pass filters.
11. Write short notes on any *three* of the following: 3 x 5
- a) Domino logic
- b) Design of M×N bit SRAM
- c) Switch capacitor
- d) CPLD
- e) CMOS NOR logic.

=====