Q. For type 2 system, the steady-state error due to ramp input is equal to: a. zero b. finite constant c. infinite d. indeterminate Log in or register to post comments2 views Tags ies objective question IES2008 Paper-I Electrical Circuits and system Comments